This paper presents a low-power 10-bit 200 MS/s pipelined ADC in a 90 nm CMOS technology with 1 V supply voltage. To decrease the power dissipation e±ciently, a new architecture using a combination of two power reduction techniques named double-sampling and opamp-sharing has been used to reduce the power consumption signi¯cantly, without any degradation in the performance of the ADC. In addition, the stage scaling technique has been applied to the ADC e±ciently, and two-stage class A/AB and class A ampli¯ers and dynamic comparators have been used in sample and hold and sub-ADCs. According to HSPICE simulation results, the 10-bit 200 MSample/s pipeline ADC with a 9.375 MHz, 1-V PÀP;diff input signal in a 90 nm CMOS process achieves a SNDR of 58.5 dB while consuming only 30.9 mW power from a 1 V supply voltage.
Introduction
Nowadays, high-speed medium-resolution analog-to-digital converters (ADCs) play a critical role in modern digital communication and signal processing systems. They are widely used in applications which require a combination of high-speed and lowpower. However, the power dissipation of an ADC is remarkably raised as its sampling rate and resolution increase.
In general, pipelined ADCs have proven to be very e±cient architectures for managing the trade-o® between low power dissipation and high conversion rate. In a pipelined ADC, the high frequency input is sampled by the sample-and-hold (S/H) circuit, and then each stage samples the residue from its previous stage and provides a digital output code and a residual voltage. This feature allows each stage to start processing a new sample as soon as its residue is sampled by the following stage. The digital output codes constitute the output of the entire ADC, leading all of the stages to operate concurrently and to give one output sample per clock cycle. Thus, pipelined ADCs can operate at very high sampling rates. 1 ADCs often appear as the bottleneck in high performance mixed-signal systems. Since it is not drastically reduced by device scaling, the power dissipation of analog circuits is becoming increasingly an important design issue. 2 In a conventional pipelined ADC, the ampli¯ers of two successive stages are active in opposite nonoverlapping phases. Based on this fact some power-reduction techniques like ampli¯er sharing and double sampling, which make use of the ampli¯ers in both phases have been introduced. Although each of these approaches can introduce some degradation in the performance of a single pipeline, they have been widely used because of their impressive e®ect on power consumption.
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In this paper, di®erent design methods are combined to achieve very low power consumption in a medium-resolution high-speed pipeline ADC. Considering the advantages and disadvantages of the mentioned techniques, double sampling and ampli¯er sharing along a single pipeline, the authors have presented an architecture which takes advantage of them both and attenuates their drawbacks. In addition, capacitor scaling is applied to the pipeline stages e±ciently. Gain-boosted two-stage class A/AB and class A ampli¯ers and dynamic comparators have also been employed to achieve low-power and high performance. Simulation results for a 10-bit 200 MS/s ADC in a 90 nm CMOS process with 1 V supply voltage show 58.5 dB SNDR while consuming only 30.9 mW power. This paper is organized as follows. Section 2 describes the architecture of the presented ADC. Section 3 demonstrates the circuit implementation of the key building blocks. The simulation results and conclusions are presented in Secs. 4 and 5, respectively.
The Proposed Architecture

Comparison between ampli¯er sharing and double sampling
In the conventional opamp sharing technique an opamp is shared between two adjacent stages of a single pipeline. 3 As shown in Fig. 1(a) , in 1 when the¯rst stage is in the sampling mode, the ampli¯er is used in the second stage which is in the multiplying digital-to-analog converter (MDAC) mode. Then in 2 , the second stage samples its input and the¯rst stage uses the ampli¯er. In this way, the number of ampli¯ers is halved compared to the basic pipelined ADC. However, the total power dissipation is only reduced by one-third, because the capacitor scaling cannot be e±ciently applied to the ADC.
In the basic pipeline ADC, the optimum sampling capacitor for each stage is determined by noise budgeting, which leads each stage to have a relatively smaller sampling capacitor in comparison with its previous stage, without signi¯cant degradation in the total signal-to-noise ratio (SNR). As a result, the current consumed in the ampli¯er of the second stage can be considerably decreased compared to that of the¯rst one, since the power of the ampli¯er is scaled down according to the sampling capacitor. Therefore, when an ampli¯er is shared between the¯rst and the second stages, the capacitor scaling cannot be e®ectively used along the ADC. 4 To show more clearly how this problem a®ects the power consumption of a pipelined ADC, a model based on what is introduced in Ref. 6 has been used to plot the normalized total power consumption (P ) versus scaling factor () in two con¯gurations of a 9-stage 1.5-bit per stage pipelined ADC. As illustrated in Fig. 1 (b), the stage 2 and stages 3 to 8 of the¯rst con¯guration are scaled compared to the stage 1 with scaling factors and 2 , respectively. But, in the second con¯guration the ampli¯ers of stage 2 and stage 1 are the same and only stages 3 to 8 are scaled to stage 1 with scaling factor 2 . The total power in a 1.5 bit/stage pipelined ADC (P ) is proportional to:
where C s0 and C si are the sampling capacitors of sample-and-hold (S/H) and the ith stage, respectively, and m is the number of the stages of pipeline. Equation (1) which is a function of can be written as Eqs. (2) and (3) for con¯gurations 1 and 2 in Fig. 1 (b), respectively:
where C s0 and C s1 are assumed to be equal. Figure 1 (b) shows the results in which the curves named 1 and 2 belong to the¯rst and second con¯gurations, respectively. The results obviously show that the total power dissipation of a 1.5 bit/stage pipelined ADC remarkably increases when the second stage is not scaled down compared to the¯rst one. Therefore, this is a considerable drawback of ampli¯er sharing, since it is regarded as a power reduction technique.
As it is shown in Fig. 2 , each gain stage using the double sampling technique has its own opamp. But, there are two sets of capacitors in each stage, C S1 ÀC F 1 and Fig. 2 . A gain stage using the double sampling technique. 7 C S2 ÀC F 2 , each of which samples the input signal at f s =2, while the sampling frequency of the whole ADC is f s . 7 For example, in 3 , C S1 and C F 1 sample the input signal, while C S2 and C F 2 are in the ampli¯cation con¯guration. In this way, the ampli¯er operates in both phases. Therefore, not only the double sampling technique reduces the power consumption of the ampli¯er due to its reduced unity-gainbandwidth, but, also makes it possible to use the optimum ampli¯er in each stage, as opposed to the conventional ampli¯er sharing technique.
The proposed architecture
The proposed architecture for a 10-bit pipeline ADC with 1.5-bit per stage is presented in Fig. 3 . The front-end sample-and-hold and the¯rst two stages use the double sampling (DS) technique. In this way, each of the stages has its optimum ampli¯er; the power of which is approximately halved in comparison with that in the basic pipeline ADC. In addition, the S/H ampli¯er has a lower power compared to that of a pipeline ADC using the conventional opamp sharing in which the ampli¯er of the S/H cannot be shared.
In the last stages of pipelined ADCs, the size of the optimum sampling capacitors which is based on noise and matching characteristics do not usually di®er for two successive stages. For example, in the prototype designed ADC, the optimum unit capacitor for stage 3 is equal to that of stage 4, and the same is true for the next stages of the pipeline. Therefore, an ampli¯er can be shared between these two consecutive stages optimally. This fact leads the double sampling technique not to be preferable for these last stages. Moreover, it adds too many switches and capacitors to the ADC which makes it ine±cient from the chip area point of view. Thus, the ampli¯ers in the last stages of the proposed architecture are shared between two successive stages instead of being double sampled. In this way, the number of opamps, and therefore the area devoted to them, is also reduced compared to that of a pipelined ADC where all of the stages use the double sampling technique. Since the architecture uses both opamp sharing and double sampling techniques to reduce the power consumption, the capacitor scaling can be applied to it in the most e®ective way, as apposed to the conventional ampli¯er sharing along a single pipeline. In addition, unlike to an ADC using the double sampling technique, it does not use more capacitors and switches in order to reduce the power dissipation, which results in this ADC being e±cient from the die area and design viewpoints.
Circuit Implementation
Skew insensitive sample-and-hold circuit
The performance of S/H circuit directly a®ects the accuracy and speed of the ADC. The input S/H, which drives the large load capacitance of the next stage, must be as accurate as the total resolution of the converter. The S/H, operating in both nonoverlapping phases, uses the timing skew insensitive double sampled architecture. 8 In this way, the systematic error between the channels, resulting from the inherent parallelism of the double sampling circuit, is avoided.
A two-stage class A/AB ampli¯er based on an OTA introduced in Ref. 9 , and depicted in Fig. 4(a) has been used as the S/H ampli¯er. The¯rst stage of the ampli¯er is a gain-boosted folded cascode opamp (gain-boosting ampli¯ers are not shown in the¯gure for clarity) with a p-type input pair that works properly under low supply voltage and needs low input common-mode voltage. Since the S/H drives a comparably high capacitance load, active current mirrors are used as the second stage instead of simple common-source ampli¯ers. The class AB operation of this stage ensures that the slew limiting occurs only in the¯rst stage. For frequency compensation, the ampli¯er employs the hybrid-cascode compensation scheme where two capacitors are used between two low-impedance nodes of the¯rst stage and the output node. 9 This scheme yields a higher ampli¯er bandwidth than the conventional Miller and cascode compensation methods as demonstrated in Ref. 17 .
Since this opamp is active in both phases, there is a potential problem of introducing a correlation between the consecutive samples due to the¯nite gain of opamp; a charge is injected in the input parasitic capacitance which never resets. Therefore, the output voltage will be a recursive function of the present and previous samples. 10 To increase the gain and overcome this \memory e®ect" in a 10-bit pipeline ADC, the gain boosting technique has been applied to the¯rst stage of the ampli¯er to achieve a DC gain higher than 2 Â ð2 10þ1 Þ. The boosting ampli¯ers are two fullydi®erential folded cascode opamps which have a p-type or n-type input di®erential pair for nMOS and pMOS cascode transistors of the main ampli¯er to allow a°exible input common-mode range.
A simple switched-capacitor common-mode feedback (CMFB) circuit is used in the¯rst stage of the S/H ampli¯er. The CMFB circuit of the second stage of the ampli¯er is shown in Fig. 4(b) , where 1 and 2 are two non-overlapping phases. 9 The output common mode voltage is used to control two common source ampli¯ers, Mc1 and Mc2, which drive the output nodes. It should be mentioned that the CMFB circuits have been implemented with one set of output holding capacitors (C M1 ÀC M2 ) and two sets of resetting capacitors (C CM11 ÀC CM21 and C CM21 ÀC CM22 ) although only one set of which is shown in Fig. 4(b) for simplicity. 11 These two resetting capacitors work on both non-overlapping phases leading the opamp to maintain the common-mode output level with the double sampling technique.
Multiplying digital-to-analog converter
As explained in Sec. 2, the MDACs of the¯rst two stages employ the double sampling technique, and the ampli¯er of these stages have the same structure as that of S/H circuit. The ampli¯ers of the next stages also have the same structure as that of S/H circuit except that they do not use the class AB technique in their second stage, since their capacitance load is relatively smaller and it would not be e±cient to use the class AB approach. Therefore, simple common-source ampli¯ers have been used as the second stage of the opamps. Moreover, depending on the gain requirements of the stages, the two gain-boosting opamps have only been applied to the ampli¯ers of stages 1 and 2, one gain-boosting opamp has been applied to pMOS cascode transistors of the ampli¯er in stage 3, and the other stages have not used the gain-boosting technique. Figure 5 shows the proposed switched capacitor architecture of the third stage which matches the double sampling stages (stages 1 and 2) with the next stages of the pipeline. The single-ended structure is shown for simplicity. The two sets of capacitors, C S13 ÀC F 13 and C S23 ÀC F 23 , sample the input signal to stage 3 in 1 and 2 , respectively. But these capacitors are connected to the ampli¯er in only half of the next clock phase ( 2 or 1 Þ, which is 23 and 13 . This means that the ampli¯er of stage 3 works in 3 and it can be used for stage 4 in 4 . In this way, this opamp is shared between stage 3 and stage 4 in 3 and 4 , while the input signal to stage 3 is sampled in 1 and 2 . In other words, the holding time for outputting the signals from stage 2 to stage 3 is the same as a conventional stage using the double sampling technique, while the ampli¯ers of stages 3 to 8 are shared between two adjacent stages and are twice as fast as the double sampling stages (stages 1 and 2).
Switches
The input sampling switches and the feedback switches of S/H and MDACs are implemented in a reliable bootstrapped con¯guration introduced in Ref. 12 to minimize the nonlinearity introduced by the signal-dependant on-resistance of the switches, based on the linearity requirement of a 10-bit ADC. In addition, some switches connecting to V DD =2 needed to use this con¯guration to provide the proper on-resistance.
Comparators
In the 1.5-bit per stage pipeline architecture, there is one redundant quantization level in each sub-ADC which with the digital correction allows AEV Ref =4 o®set in the comparator decision levels to be tolerable where V Ref is the maximum single-ended amplitude of the input signal. Therefore, a switched-capacitor based dynamic comparator consuming no static power has been used in the prototype ADC which is depicted in Fig. 6 . 13, 14 The comparison threshold is determined by the ratio of the sampling capacitors, which is 4:1 in this design. The size of C has been chosen based on the matching and common-mode charge injection errors. When c is low, transistors M 7 ÀM 10 reset four nodes. After a rising edge in c , the two inverters M 3 ÀM 6 which are in positive feedback perform the decision. The two capacitors named C N decrease the charge injection from the drains to the gates of M 1 and M 2 and hence reduce the kickback noise. They were realized as MOS capacitors of the same dimensions as M 1 and M 2 to ensure the proper matching. The outputs of this circuit are connected to an SR latch. Each stage has two comparators which work in c for double sampling stages based on the timing diagram shown in Fig. 6 . For the next stages, the timing of the comparators is the same as that in conventional pipelined ADCs.
Simulation Results
The proposed ADC is simulated with HSPICE models of a 90 nm CMOS process with MIM capacitors. The full-scale input signal is 1 V pÀp;diff and the supply voltage is 1 V. The simulation results show that the power consumption of the 10-bit 200 MS/s ADC is 30.9 mW and signal-to-noise plus distortion ratio (SNDR) is 58.5 dB and 56.8 dB at (48/1024)Â200 MHz and (480/1024)Â200 MHz, respectively. The output FFT plot for f in ¼ 9:375 MHz is shown in Fig. 7 where the circuit noise has not been considered.
The simulated spurious-free dynamic range (SFDR), signal-to-noise ratio (SNR), and SNDR are shown in Fig. 8 for sinusoidal inputs at frequencies spanning from 9.375 MHz to 93.75 MHz. The achieved resolution based on SFDR is higher than 10-bit e®ective resolution and the resolution determined by SNR and SNDR lies above the 9 e®ective number of bits (ENOB) level. It is worth mentioning that the ADC resolution characterization is mainly determined by the application and in digital communication systems the ENOB is often characterized by SFDR rather than SNDR which actually determines the ADC linearity.
To have an estimation of the static performance of the ADC, a 10-bit 200 MS/s pipelined ADC was simulated by MATLAB/SIMULINK software. After the calculated voltage o®sets resulting from the mismatches in the simulated comparators in 90 nm CMOS were applied to the ADC as Gaussian distributed random signals with 3 ¼ V off ¼ 30 mV, INL and DNL were plotted versus the output codes for a ramped input signal. As presented in Fig. 9 , the peak DNL and INL are À0.22 LSB and AE 0.16 LSB, respectively.
The performance of the ADC has been checked in the di®erent process corner cases under temperature variations spanning from À40 C to 85 C, and the worst case results (SS@85 C and FF@À40 C) are summarized in Table 1 , in comparison with some recently reported pipelined ADCs. The comparison is based on a¯gure of merit de¯ned as: The proposed ADC shows the lowest¯gure of merit, though its reported performance has been obtained by simulation. This comparison shows that the proposed architecture is an e±cient way to decrease the power consumption in pipelined ADCs without any degradation in the ADC function or a remarkable increase in its chip area.
Conclusions
In this paper a low-voltage low-power 10-bit 200 MS/s pipelined ADC is presented. This ADC employs a new architecture combining two existent methods to reduce the power consumption in pipeline ADCs more e±ciently. Since this ADC takes the advantages of both ampli¯er-sharing and double-sampling techniques, the capacitor scaling is e±ciently applied along it, and the power consumption of the S/H ampli¯er is approximately halved compared to the conventional ampli¯er sharing. In addition, the ADC does not su®er from too much capacitances and switches which are added to ADCs using the double sampling technique. The power-e±cient low-voltage ampli¯ers and dynamic comparators are also employed to achieve low-power and high performance. HSPICE simulation results for the 10-bit 200 MS/s ADC in a 90 nm CMOS process with 1 V supply voltage show 58.5 dB SNDR while consuming only 30.9 mW power. 
